



**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Applicants:	NOVAKOVSKY, Alexander et al.	Examiner:	TO, Tuyen P.
Serial No.:	10/720,672	Group Art Unit:	2825
Filed:	November 25, 2003	Attorney Docket:	P-5667-US
Title:	Device, System and Method for VLSI Design Analysis		

---

**AMENDMENT AND RESPONSE**

Mail Stop Amendment  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

This paper is being filed in response to the Office Action mailed on November 2, 2005, a reply to which is due February 2, 2006. Accordingly, this paper is being timely filed.

Amendments to the Claims are reflected in the Listing of Claims beginning on page 2 of this paper.

Amendments to the Drawings begin on page 8 of this paper.

Remarks begin on page 9 of this paper.

An Appendix including two replacement sheets of FIGS. 1 and 2 is attached following page 13 of this paper.

**BEST AVAILABLE COPY**